This tutorial focuses on advanced techniques to cope with the complexity of designing modern digital chips which are complete systems often containing multiple processors, complex IP blocks and high-speed buses and interconnection networks. This tutorial addresses the following emerging challenges: architectural exploration, HW/SW co-design, complex control and concurrency, correctness and verification, timing closure, and low-power.
High-Level Language Facilities:
-Modeling concurrency and managing shared resources with atomic rules -Building scalable designs with modules and rule-based interfaces -Synthesizing rules into hardware, including scheduling -Improving correctness through advanced types and type-checking -Managing power with systematic clock domains -Leveraging advanced parameterization to promote reuse
Methodologies:
-Systematic refinement from transaction-level models to synthesizable implementations -Architectural exploration for optimal designs -Simulation and co-simulation of complex systems -How verification is shortened by designing with abstraction -Systematic debugging/verification: functional correctness vs. performance correctness -Systematic modification for timing closure: retiming and rebalancing 
